High-level synthesis

Results: 127



#Item
121MINIMALIST: An Environment for the Synthesis, Veri cation and Testability of Burst-Mode Asynchronous Machines

MINIMALIST: An Environment for the Synthesis, Veri cation and Testability of Burst-Mode Asynchronous Machines

Add to Reading List

Source URL: www1.cs.columbia.edu

Language: English - Date: 2001-02-12 18:19:59
122VHDL for Simulation and Synthesis Sabih H. Gerez University of Twente

VHDL for Simulation and Synthesis Sabih H. Gerez University of Twente

Add to Reading List

Source URL: wwwhome.ewi.utwente.nl

Language: English
123The Human ECO Compiler  Steve Golson

The Human ECO Compiler Steve Golson

Add to Reading List

Source URL: www.trilobyte.com

Language: English - Date: 2004-03-21 14:53:16
124Impulse Tutorial: Generating HDL from C-Language  1

Impulse Tutorial: Generating HDL from C-Language 1

Add to Reading List

Source URL: www.impulseaccelerated.com

Language: English - Date: 2009-03-30 01:00:00
125

PDF Document

Add to Reading List

Source URL: www.ee.bilkent.edu.tr

Language: English - Date: 2006-02-28 09:57:20
126

PDF Document

Add to Reading List

Source URL: www.cs.teiher.gr

Language: English - Date: 2012-08-16 13:49:13
127

PDF Document

Add to Reading List

Source URL: scholar.lib.vt.edu

Language: English - Date: 2008-06-02 08:34:17